Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Stratix IV make MIPI CSI-2 interface ?

programming Max3000A

signal power estimation

Dynamic Phase Shift Q13.1

[Stratix IV]Ethernet Interface

Fractional PLL Drifting Cyclone V

Altera EPM-7128SQI100-10 Latch-up/Failure

generating a DLL with Altera PLL

programming connection of MAX3000A

creating delays for external inputs

fpga is getting heated unusually

Problems with Opencores CAN Controller Reception

DE2i-150 - HSMC THDB-ADA Daughter Card (Analog to Digital Converter)

FPGA Configuration problem using Flash Memory

Terasic audio demo code on de2

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage