FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

Use of chroma key in Video processing

Changing internal NIOS build for DDR IP in Stratix V, without changing tool tree

Turn off virual pin in DSPBA

SGDMA: Only first descriptor is processed

DDR3 Migration between device families

Stratix IV design example

What multiplier can do 16 bit by 26 bit?

What detail is for a hardware-based divider in APLEX?

CVI inputs

FFT MegaCore Function Output is not as expected

PCIe HIP on Sandy Bridge E

AVALON-MM Master Template on DE2

Simulating custom DDR controller with ALTMEMPHY using ModelSim-Altera Starter edition

DSP Builder block for SD card

DSP Builder Advanced vs Mixed mode (Basic + Advanced)

Featured Content

How to use CXL IP Design Example on DK-DEV-AGI027RBES

Avalon-MM to PCIe address translation table settings

Quartus MSGDMA core when used between Memory Mapped and Avalon ST transfers