FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Discussions

Post a question

Does all the Cyclone IV product can be used in the Aerospace industry?

by on Latest post on by

3 Replies 991 Views

991

Does all the product from Intel Max 10 FPGA Device can be used in Aerospace industry?

by on Latest post on by

4 Replies 1184 Views

1184

I have a DE1 Altera board . I got the 150 days license from Intel. when compiling I receive the following error: Error: Specified license does not co...

by on Latest post on by

1 Reply 931 Views

931

Assign divided clock by internal OSC in constraint

by on Latest post on by

1 Reply 919 Views

919

Accessing DDR-Ram from FPGA on DE1-SoC -- without an OS

by on Latest post on by

1 Reply 1364 Views

1364

FPGA ADC and IO signal conditioning circuit

by on Latest post on by

5 Replies 2178 Views

2178

hi i want to use some delay in my program between 2 actions how can i do it with nios 2 ??

by on Latest post on by

1 Reply 827 Views

827

Arria 10 board SOF file programming

by on Latest post on by

2 Replies 1156 Views

1156

i need to know about the reading data into the UFM of the max10 FPGA

by on Latest post on by

1 Reply 904 Views

904

Arria 10 Soc Development Kit shows no text on the display.

by on Latest post on by

5 Replies 1765 Views

1765

how to use TSE for 1000M model

by on Latest post on by

3 Replies 1654 Views

1654

problem with remote update

by on Latest post on by

1 Reply 1072 Views

1072

DE2-115 audio example

by on Latest post on by

2 Replies 2262 Views

2262

Any one knows how to post a support request on FPGA/Quartus in intel's mySupport page?

by on Latest post on by

1 Reply 984 Views

984

Comparison between NIOS II and dual processor Cortex A9 ARM

by on Latest post on by

1 Reply 1969 Views

1969

Popular Discussions

Agilex 3 AVST programming fails

0 6

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

Agilex™ 7 FPGA I-Series Development Kit: Rev A /w AGIB27R29B1E2VR2

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

Does all the Cyclone IV product can be used in the Aerospace industry?

Does all the product from Intel Max 10 FPGA Device can be used in Aerospace industry?

I have a DE1 Altera board . I got the 150 days license from Intel. when compiling I receive the following error: Error: Specified license does not co...

Assign divided clock by internal OSC in constraint

Accessing DDR-Ram from FPGA on DE1-SoC -- without an OS

FPGA ADC and IO signal conditioning circuit

hi i want to use some delay in my program between 2 actions how can i do it with nios 2 ??

Arria 10 board SOF file programming

i need to know about the reading data into the UFM of the max10 FPGA

Arria 10 Soc Development Kit shows no text on the display.

how to use TSE for 1000M model

problem with remote update

DE2-115 audio example

Any one knows how to post a support request on FPGA/Quartus in intel's mySupport page?

Comparison between NIOS II and dual processor Cortex A9 ARM

Featured Content

System-Console: get JTAG Hash

Gate Level Simulation

Agilex 3 AVST programming fails

Agilex™ 7 FPGA I-Series Development Kit: Rev A /w AGIB27R29B1E2VR2