Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Programming file for EPCQ128A flash with Cyclone III FPGA

Source code of GUI for Cyclone 10 GX Board BTS (Build Test System )

Using Timequest to Analyze Processor Bus Interface

Has Altera stagnated under Intel?

Windows 1o Quartus Programmer does not match Linux Quartus Programmer

How to reduce Interconnect Delay?!

DQS Input and Output Timing Constraints

Cyclone IV PLL Reconfiguration parameter setting

Any explanation of APPLYCFG bit of SDRAM control register in Cylcone V

Can I use this trick for CPLD MAX V small MBGA package

DDR3SDRAM IP-Core generate error

Problem with Quartus and PIN plan (EP4CE6)

BSP design and question about EMIF IP

Design help options for issue...

DEFAULT IO LEVEL during Configuration

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed