Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

cyclone V GX FPGA board starter kit

DE1-SoC HPS SDRAM memory mapping

still problems with timequest

Startup Delay

Cyclone 4 ALTPLL wrong freq output

How to add a buffer chip to JTAG pins

RGMII Source Synchronous Timing Problem

SPI port on Arria10 SoC Development Board

de0_nano_soc pin assignment problem in quartus

pio interrupt not working

JTAG programming issue for Cyclone 4 chip

Stand current of Max V

Cyclone III AS programming with EPCS128

sd interface hal driver

Can't power down HPCII DDR2, Cyclone III

Featured Content

LPM_MULT not working for Cyclone 10 GX device

Need help with timing constraints/closure for an EMIF design

Flash Loader IP missing on Cyclone IV GX?

Re: My verilog code work in stimulation but not working in hardware

Request for the Product Lifecycle Status

Solution: USB Blaster Driver for Windows 11 ARM

Re: Where can I find a reliability report for Cyclone 10 LP devices?

Re: MAX10 (Select Internal Configuration mode with ERAM )