Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

EPCS Memory size calculation

bpsk demodulator with phase lock

Arria10 PCIe DMA Capabilities

Does/will Altera produce a device that supports 0.9V GPIOs?

Max V KIT: clocks pin map ?

MAX10 primitive TRI-state output buffer ERROR

Cyclone V 5CEFA7F27 Device View of pins not found

Avalon-ST spec contradiction.

MAX-10 Input clock information

BPSK Demodulation

Board signals

DE1-SoC + OV7670 camera

Cyclone V GX Starter Kit

Pre-program with BP Microsystems Programmer a device Altera 10M08SAU169C8G

Max V: Voltage overshoot is too high ?

Featured Content

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Deserializers in Agilex 3 series

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage