FPGA Intellectual Property
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!
Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your profile.
- Intel Communities
- Product Support Forums
- FPGA
- FPGA Intellectual Property
5917 Discussions
FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
More actions
- Mark all as New
- Mark all as Read
- Float this item to the top
- Subscribe
- Bookmark
- Subscribe to RSS Feed
- Invite a Friend
- Threaded format
- Linear Format
- Sort by Topic Start Date
Discussions
|
4 Replies
931
Views
|
0
|
4
|
931
| |
|
8 Replies
1009
Views
|
0
|
8
|
1009
| |
|
by
ZStei
on
09-12-2018
08:59 AM
Latest post on
09-18-2018
02:53 AM
by
Deshi_Intel
3 Replies
1304
Views
|
0
|
3
|
1304
| |
|
11 Replies
1288
Views
|
0
|
11
|
1288
| |
|
5 Replies
1320
Views
|
0
|
5
|
1320
| |
|
by
WGith
on
09-07-2018
03:51 PM
Latest post on
09-13-2018
07:28 AM
by
JonWay_C_Intel
1 Reply
814
Views
|
0
|
1
|
814
| |
|
2 Replies
989
Views
|
0
|
2
|
989
| |
|
|
2 Replies
864
Views
|
0
|
2
|
864
| |
|
1 Reply
763
Views
|
0
|
1
|
763
| |
|
|
2 Replies
751
Views
|
0
|
2
|
751
| |
|
1 Reply
802
Views
|
0
|
1
|
802
| |
|
2 Replies
1006
Views
|
0
|
2
|
1006
| |
|
|
by
FYing
on
08-27-2018
12:58 PM
Latest post on
09-03-2018
07:56 AM
by
SengKok_L_Intel
1 Reply
911
Views
|
1
|
1
|
911
| |
|
1 Reply
835
Views
|
0
|
1
|
835
| |
|
0
|
0
|
769
|
Featured Content
Popular Discussions
HIgh power consumption in LPDDR3 EMIF interface Arria 10 by KCMurphy 06-23-2022 0 8 |
Support logic conflicts with F-tile PMA clocking and double-width 16b (Quartus Pro 22.1) by alexislms 06-21-2022 0 7 |
Presentation of the Avalon-MM CV HIP for PCIe? by Zarquin 06-27-2022 0 7 |
For more complete information about compiler optimizations, see our Optimization Notice.