Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Tcl script to invoke time quest

DDR2 DQSn Pin Question

OS support

Virtex-5 equivalent Altera FPGA

multiple code sections

infer true dual port asynchronous ram

Signed operators in Verilog

Error by compiling Superloop SimpleSocketServer

Cyclone III PLL cascading - lack of information

FPGA early input output planning

one problem in simulate IP core.(SDRAM controller)

setting up the nios2 ide for multiprocessor debug

speed grade

Shifts problem on simulations of design example Cyclone II ALTLVDS (External PLL)

problem writing flash via alt_flash

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed