Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Discussions

Post a question

Problem creating an sof file for a MAZ10 fpga, but have no problems for a Cyclone IV

by on Latest post on by

1 Reply 959 Views

959

Interrupt from FPGA received only one time !

by on Latest post on by

7 Replies 2162 Views

2162

LVDS and emulated LVDS outputs

by on Latest post on by

4 Replies 1002 Views

1002

CycloneV :MSEL(4:0) and VCCPGM voltage

by on Latest post on by

8 Replies 3189 Views

3189

Arria 10 HSSI receiver PHY CDR reference clock related questions

by on Latest post on by

1 Reply 1309 Views

1309

How the "PARAMETER"/"localparam" in verilog mapped to hardware?

by on Latest post on by

3 Replies 3734 Views

3734

In Cyclone V, is there other way to implement a transmitter PLL else than using CMU PLL?

by on Latest post on by

4 Replies 1009 Views

1009

what is difference between Cyclone III OPNs EP3CLS200F484I7NAA and EP3CLS200F484I7N ?

by on Latest post on by

3 Replies 1388 Views

1388

Need updated Thermal Characteristics for package changes introduced by PDN1926

by on Latest post on by

2 Replies 881 Views

881

How do I tell whether I should implement the machine I want to build as a field programmable gate array?

by on Latest post on by

2 Replies 1134 Views

1134

Soldering Information During Assembly PCB For PN#5CEBA4U15I7N

by on Latest post on by

1 Reply 896 Views

896

I am looking for detailed thermal models for an Arria 10 GX and a Cyclone 4 FPGA

by on Latest post on by

4 Replies 1825 Views

1825

On my Altera Cyclone IV board I have 2 options. 1) Download code file from SPI memory to FPGA using Active serial (AS) mode. 2) Download .sof file f...

by on Latest post on by

1 Reply 1162 Views

1162

STRATIX IV LVTTL output voltage level statistic/distribution

by on Latest post on by

3 Replies 976 Views

976

How to flash memory when power on Max 10 (10M02SC)?

by on Latest post on by

1 Reply 950 Views

950

Popular Discussions

Deserializers in Agilex 3 series

0 7

10M25DAF484C8G clock input

0 6

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

Re: Download speed

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Problem creating an sof file for a MAZ10 fpga, but have no problems for a Cyclone IV

Interrupt from FPGA received only one time !

LVDS and emulated LVDS outputs

CycloneV :MSEL(4:0) and VCCPGM voltage

Arria 10 HSSI receiver PHY CDR reference clock related questions

How the "PARAMETER"/"localparam" in verilog mapped to hardware?

In Cyclone V, is there other way to implement a transmitter PLL else than using CMU PLL?

what is difference between Cyclone III OPNs EP3CLS200F484I7NAA and EP3CLS200F484I7N ?

Need updated Thermal Characteristics for package changes introduced by PDN1926

How do I tell whether I should implement the machine I want to build as a field programmable gate array?

Soldering Information During Assembly PCB For PN#5CEBA4U15I7N

I am looking for detailed thermal models for an Arria 10 GX and a Cyclone 4 FPGA

On my Altera Cyclone IV board I have 2 options. 1) Download code file from SPI memory to FPGA using Active serial (AS) mode. 2) Download .sof file f...

STRATIX IV LVTTL output voltage level statistic/distribution

How to flash memory when power on Max 10 (10M02SC)?

Featured Content

Agilex 3 GTS PCIe IP missing

Deserializers in Agilex 3 series

10M25DAF484C8G clock input

Re: Download speed