Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

about Arria 10 CvP Initialization

Cyclone 10 GX transceiver tutorial

Socket server design on Arria 10 GX FPGA board?

Cyclone IV transceiver kit (PCIe) FPGA board not detected on PCIE bus

Can i just power the fpga part of the soc chip？

ddr3 RTL example of DE10 nano board

ARMv8a is not available with the current toolkit and license.

Interface on board ADC to Spartan 3E

Cyclone GX 10 Shared VCC and VCCx_GXB Power Rails

ROM Initialization, Max 10 device 10M02

Trying to make ALTPLL block working for me.

Terasic uboot

Stratix V: 10Gb interface/transceiver noob questions

MAX-10: IP core for UFM

Can I expect PLL outputs to be in phase?

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM

Re: MAX10 (Select Internal Configuration mode with ERAM )