Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Programm FPGA without running the Programmer

Nios BSP Editor Linker Region Allocation for .text

FPGA to Optical NoC

What does "charge pump" and "loop filter components" do in Altera PLL?

FPGA Cyclone V power from single DC/DC chip

About altera Cyclone V package library

Can't get a license for Quartue Prime 16.0

Quartus 16.0.0 no pof generated

communication with a processor imx7

DSE || quartus 15.1 issue

alt_irq_disable_all() not allowed in isr

PLEASE HELP！！ i want to get some information of EP3C40Q240C8N

EPM240T100C5 not work reading data from RAM

Why is the use of different PLL feedback modes in Altera devices?

how do i speed up place&route timing in cyclone V

Featured Content

Agilex 3 GTS PCIe IP missing

Quartus 25.1.1 Pro Fitter Error with Agilex3

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Re: LVDS pin detail on Arria 10

Re: Download speed