Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Configuration of the SPI flash

Selecting Pages in a JIC file

ADC and FPGA interface

Altera opencl, Diff usage of Processors when using parallel compilation of Quartus.

How to interface FFT core with I/O

Hard Copy ASIC for MAX 10 FPGA Design

Resize function not working

How can I set the sdram all used for fpga ?

all bins on tristate

MAX 10 FPGA_ Device Selection Help

Max V Extending JTAG?

Cyclone V demo Code Compilation Error

SD/MMC controller and ACP possible?

Preloader issue with altera 13.0

MAX-V input impedance

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM

Re: MAX10 (Select Internal Configuration mode with ERAM )