Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

True LVDS - Stratix IV

Pseudo-random Number Generator

$hold violation in modelsim

sopc clock bridge time slack

Lvds_io

NTSC/PAL/SECAM Video Decoder output (BT656) to RGB

combinational logic path timerequest slack

Problems porting from 11.1 SOPC to 12.1 QSys.

Dynamic Delay Chain Queries

Beginner Question For Quartus II - Splitting a Bus into Seperate Bits

Bemicro SDK, where or how to buy?

FIFO to SGDMA, FIFO Stays FULL memory not written.

programming cyclone IV with microcontroller

Machine statement in AHDL

Multipreocessor , TSE and micro os II

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage