FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

Resource usage for Arria 10 DSP performing Multiply Add

Scatter-Gather DMA Controller Core

Adder-Multiplier -> FIR IP trade-offs

2D FIR Filter II IP Core

Error: WYSIWYG RAM primitive "ram_block1a0" must have Port A, Data In port or paramet

create custom component

MPEG Transport stream over IP?

Synchronous multiple ports fifo

Avalon-MM PCIe DMA Controller busy forever with some hosts

is it possible to transmit 1080p30 using the SDI II IP core?

Arria 10 40GbE MAC IP

ALTMEMPHY DDR2 Performance on Cyclone-III

Unable to place and Route altera_iopll in my design with Quartus 16.1 Pro Edition

Quartus II Web Edition and Altera IP

EMIF Toolkit Traffic Generators in Arria 10 GX

Featured Content

Tone Mapping Operator IP Malfunctioning

Unable to simulate DDR3 controller

AGILEX 5E : GTS AXI IP PCI Express : What is the mapping of the PCIe Header on _tuser_hdr[255:0]

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)