FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

De2-115 Ethernet Example

Merlin_Slave_Translator error with on-chip FIFO

DE2-70 DSP Builder ??

DDR3 SDRAM UniPHY problem with parameters

MegaWizard FIFO scfifo is broken

NCO and FIR COmpiler Megafunction performance

SERDES electrical idle/receiver detection in simulation

Is the Standard Blockset outdated?

Efficient Matrix Inversion

Floating Point atan Megafunction

Need FPGA application that can act as DDR3 dimm

Matrix inverse megafunction

PCIe EndPoint IP

Bandwidth Calculation of PCIe data Transfer for arria II speed -x1

SPI Core: Strange problem with sample and shift clocks

Featured Content

Tone Mapping Operator IP Malfunctioning

dynamic configuration issue of fpll from arria 10

Unable to simulate DDR3 controller

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)