FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

Can Cyclone III Starter Kit's PLL retain its output and shift again?

De2i-150: Machine Check Exceptions Error

DHCP at power up doesn't request IP

De0Nano control panel issues

an374 "Video over IP" reference design on NEEK

MAX10 Eavluation kit programming

Issue with PCIe of Altera SoC SX kit

DE5 cannot be recognized by lspci in Ubuntu 14.04

Build Yocto in board DE2i-150 with OpenCV

Clock signal in De2-115

SoCKit rev D. HCSL refclk; how to use?

Cyclone IV GX Dev Kit - Errata / Faults / Problems

Flash Configuration Error LED

Video and Image Processing Design Example NiosII Problem

DE0-Nano NIOSII fails to compile due to license issues using free web version

Featured Content

Unable to generate output for 32bit real and imaginary data in hardware implementation for Agilex 7

Cyclone® IV SDR SDRAM DDR2 Timing Parameter Settings

Arria 10 GX Dev Kit PCIe HIP root port PERST connection problem

Re: MAX 10 FPGA - 10M16SAU169A7G

Re: Alternative parts for Obsolete parts

Alternative parts for Obsolete parts

MAX 10 FPGA - 10M16SAU169A7G