FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Discussions

Post a question

DDR3 SDRAM Unimemphy issue with qsys design

by on

0 Replies 1276 Views

1276

Using CIC and FIR Filters - How Rebuild Cores to 13.1 version DSP Builder

by on Latest post on by

8 Replies 1385 Views

1385

DMA read using PCIe hard core

by on Latest post on by

4 Replies 1133 Views

1133

How to include DAVE 3D graphic ip core to the custom design?

by on

0 Replies 1044 Views

1044

Native PHY Tranceiver Arria V. Problem with clock

by on

0 Replies 1045 Views

1045

DSP Builder menu does not appear

by on Latest post on by

8 Replies 1612 Views

1612

Store scalar variables in DSP Adv

by on Latest post on by

10 Replies 1535 Views

1535

Data type conversion in dsp builder

by on Latest post on by

2 Replies 1354 Views

1354

problem with data type ''single''

by on Latest post on by

1 Reply 1108 Views

1108

Can not use 'valid' signal for back pressure when modelprim subsystem using folding?

by on Latest post on by

3 Replies 1471 Views

1471

Different simulation results depending on device type set in Device Block

by on Latest post on by

10 Replies 1637 Views

1637

Using VIP suite for Up-Scaling.

by on Latest post on by

4 Replies 1683 Views

1683

(need help)3X3 Hardware Matrix Multiplier as QSYS custom component

by on Latest post on by

4 Replies 1690 Views

1690

Help with DDR2 SDRAM DIMM with UniPHY on Stratix III eval board

by on

0 Replies 976 Views

976

Popular Discussions

problem to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express*

0 14

Arria 10 PCIe Retraining with LMI with Configuration Space Bypass Enabled

0 7

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User

Count

RMA for EP4CGX110DF27I7N

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

DDR3 SDRAM Unimemphy issue with qsys design

Using CIC and FIR Filters - How Rebuild Cores to 13.1 version DSP Builder

DMA read using PCIe hard core

How to include DAVE 3D graphic ip core to the custom design?

Native PHY Tranceiver Arria V. Problem with clock

DSP Builder menu does not appear

Store scalar variables in DSP Adv

Problem about Tse loop back .

Data type conversion in dsp builder

problem with data type ''single''

Can not use 'valid' signal for back pressure when modelprim subsystem using folding?

Different simulation results depending on device type set in Device Block

Using VIP suite for Up-Scaling.

(need help)3X3 Hardware Matrix Multiplier as QSYS custom component

Help with DDR2 SDRAM DIMM with UniPHY on Stratix III eval board

Featured Content

problem to use F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express*

IBIS AMI model request

Arria 10 PCIe Retraining with LMI with Configuration Space Bypass Enabled

RMA for EP4CGX110DF27I7N